

EE 102—Digital Logic and Design Lecture #5

Combinational Circuits

Combinational Circuits



Fig. 4-1 Block Diagram of Combinational Circuit

4-2. Analysis procedure

- To obtain the output Boolean functions from a logic diagram, proceed as follows:
- 1. Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
- 2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.

4-2. Analysis procedure

- 3. Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
- 4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

Example

 $F_2 = AB + AC + BC; T_1 = A + B + C; T_2 = ABC; T_3 = F_2'T_1;$ $F_1 = T_3 + T_2$ $F_1 = T_3 + T_2 = F_2'T_1 + ABC = A'BC' + A'B'C + AB'C' + ABC$



Fig. 4-2 Logic Diagram for Analysis Example

Designing Combinational Circuits

In general we have to do following steps:

- 1. Problem description
- 2. Input/output of the circuit
- 3. Define truth table
- 4. Simplification for each output
- 5. Draw the circuit

4-4. Binary Adder-Subtractor

- A combinational circuit that performs the addition of two bits is called a half adder.
- The truth table for the half adder is listed below:

Table 4-3

	auci		
x	y	с	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$$S = x'y + xy'$$
$$C = xy$$

Implementation of Half-Adder



Fig. 4-5 Implementation of Half-Adder

Full-Adder

 One that performs the addition of three bits(two significant bits and a previous carry) is a full adder.

> Table 4-4 Full Adder

x	У	z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Simplified Expressions



Fig. 4-6 Maps for Full Adder

S = x'y'z + x'yz' + xy'z' + xyzC = xy + xz + yz

Full adder implemented in SOP



Fig. 4-7 Implementation of Full Adder in Sum of Products

Another implementation

 Full-adder can also implemented with two half adders and one OR gate (Carry Look-Ahead adder).

$$S = z \bigoplus (x \bigoplus y)$$

= z'(xy' + x'y) + z(xy' + x'y)'
= xy'z' + x'yz' + xyz + x'y'z
$$C = z(xy' + x'y) + xy = xy'z + x'yz + xy$$



Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

Binary adder

- Binary adder that produces the arithmetic sum of binary numbers can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain
- Note that the input carry C₀ in the least significant position must be 0.

Binary adder

 C_{Λ}

 S_{2}

 This is also called Ripple Carry Adder , because of the construction with full adders are connected in cascade.

Input carry Augend Addend Addend 0 0 1 0 0 1 1 1 1 1 1 1 1	Subscript i:	3	2	1	0	-
Augend1011 A_i Addend0011 B_i Sum1110 S_i Output carry0011 C_{i+}	Input carry	0	1	1	0	C_i
Addend 0 0 1 1 B_i Sum 1 1 1 0 S_i Output carry 0 0 1 1 C_{i+}	Augend	1	0	1	1	A_i
Sum Output carry $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	Addend	0	0	1	1	B_i
Output carry 0 0 1 1 C_{i+}	Sum	1	1	1	0	Si
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Output carry	0	0	1	1	C_{i+1}
FA C_3 FA C_2 FA C_1 FA	$B_3 A_3 \qquad B_2 A_2$		$\begin{array}{c} B_1 & A_1 \\ \downarrow & \downarrow \\ \downarrow & \downarrow \end{array}$	1	$\begin{array}{c} B_0 A_0 \\ \downarrow \downarrow \\ \downarrow \downarrow \end{array}$	_
	$FA \leftarrow C_3 \qquad FA \leftarrow$	<i>C</i> ₂	FA	 <i>C</i>₁ ✓ 	- FA	~

 S_1

 S_2

 S_0

Binary Adder



Fig. 4-9 4-Bit Adder

Binary subtractor

The subtraction A - B can be done by taking the 2's complement of B and adding it to A. The 2's complement can be obtained by taking the 1's complement and adding 1 to the least significant pair of bits. The 1's complement can be implemented with inverters, and a 1 can be added to the sum through the input carry.

Binary subtractor

$M = 1 \rightarrow subtractor$; $M = 0 \rightarrow adder$

